EEE40002: Integrated Circuit Design Assignment, SUT, Malaysia Ability to evaluate the CMOS transistor characteristics and Conduct investigations of complex problems using research-based knowledge
University | Swinburne University of Technology (SUT) |
Subject | EEE40002: Integrated Circuit Design |
This assignment covers:
Ability to evaluate the CMOS transistor characteristics. Conduct investigations of complex problems using research-based knowledge (WK8) and research methods including design of experiments, analysis, interpretation of data, and synthesis of the information to provide valid conclusions.
Figure 1 shows the overall process flow of an Integrated Circuit (IC) design.
SULIT
The operation begins with Front End Phase by creating the transistor-level schematic design based on the design specifications, before proceeding with the simulation step. In this simulation step, the test benches are required to verify the functionality of the design.
Next, the operation continues with Back End Phase by designing the layout based on the schematic design. Several steps are involved in this layout design phase such as Pre-layout design which includes Placement and Routing steps. Layout designers can always try different device placements and examine
the impact of any specific configuration of device placement on the original specification. Then, the process continues with DRC (Design Rule Check) and LVS (Layout Versus Schematic) steps. A successful DRC ensures that the layout conforms to the rules designed for faultless fabrication, while the successful LVS ensures that the layout connectivity of the physical design matches the schematic design.
Students in NMJ216043 was exposed to all the design process mentioned earlier. However, to achieve a successful post-layout design that meets all the specifications, important tasks like parasitic extraction is required. Students should be aware that the behavior of the layout design is extremely sensitive to the layout-induced parasitics such as inductance, resistance, and capacitance. Parasitics not only influence the layout performance but often render it non-functional. Hence, it is essential to consider the effect of parasitics in the design process. In conclusion, the major purpose of parasitic extraction is to create an accurate layout of a circuit, so that the simulations can emulate the actual circuit responses.
Get Help By Expert
Experience top-notch assistance for your Integrated Circuit Design assignment at Swinburne University of Technology. Explore Assignment Helper My, your dedicated partner for academic success. Our Malaysia-based online assignment helpers bring comprehensive insights and guidance to ensure your project's excellence. You also acquire our professionals for the best Online Exam Help.
Recent Solved Questions
- Financial Accounting Assignment, UM, Malaysia Describe the business background and organizational structure of the selected company
- Organizational Development Assignment: Tech Solutions Inc. Case Study on Engagement, Retention, and Inclusive Culture
- MGT555: The president of the Automotive Association Malaysia asks for a set of analyses: Distribution Of Age And Online Advertisement Assignment, UiTM, Malaysia
- JFP463E: Finance Assignment, USM, Malaysia Conduct interviews with 5 investors/respondents to explore and understand their investment behavior
- Master of Policy Sciences Assignment, CU, Malaysia Students are required to extract data on the performance of a country in terms of sustainability policies and management practices
- CSC1212: Data Communications and Networking Assignment, MMU, Malaysia You are interested in starting your own Gaming Store, The New-Gamers, in a suburban area of your town
- FIN555: Finance Assignment, DU, Malaysia Choose 2 companies in Bursa Malaysia that have high potential to buy or to be watchlist as recommended by the top Investment Research
- MPMM7113: You have a friend named David who is a passionate environmentalist and runs a small eco-friendly products store: Davideting Management Assignment 2, CUM, Malaysia
- Land Surveying Assignment, UGM, Malaysia The junctions of the square grid shown above were levels taken to determine the volume of excavation necessary
- OUMH2203: You are an English language trainer working for a multinational company in Kuala Lumpur, Malaysia: English For Workplace Communication Assignment, OUM, Malaysia